



Evaluating the Benefits of An Extended Memory Hierarchy for Parallel Streamline Algorithms

David Camp (LBL, UC Davis), Hank Childs (LBL, UC Davis), Amit Chourasia (SDSC), Christoph Garth (UC Davis), Davis),

& Kenneth I. Joy (UC Davis)

Outline

- New emerging I/O configuration for supercomputers
 - Can we use this new configuration to improve streamline performance.
- Streamline Algorithm
 - Parallelize-over-Seeds
- Results
 - Up to three times faster
 - Model that can determine benefit



Emerging I/O Configuration





Common I/O Configuration

Emerging I/O Configuration



Simulation Codes





Research Questions

- New design is primarily made for data producers (those who store data), not data consumers (those who read data).
- But can we use the SSDs to benefit data consumers?
 - IDEA: use the SSDs to extend the memory hierarchy and reduce redundant reads. In effect increases local memory size.
- Research questions:
 - Can the extended memory hierarchy improve performance?
 - To what extent?



What Type of Vis Algorithm Can Benefit From an Extended Memory Hierarchy?

- Answer: Algorithms that repeatedly read data
 - Streamline algorithm Parallelize-over-Seeds





Streamline Algorithm - Parallelize-over-Seeds

 Example: 2d data set with 9 data blocks and 3 seed points partitioned over 3 processors





Parallelize-over-Seeds Algorithm





Parallelize-over-Seeds Algorithm with the Extended Memory Hierarchy





We designed experiments to illuminate the benefits of an extended memory hierarchy for streamlines.

- Goal was to cover complexities of streamline
 - Seed set size
 - Seed set distribution
 - Data set size
 - Vector field complexity
- 30 experiments varied over:
 - Five different I/O configurations
 - Three data sets
 - Two seed set sizes (2,500 and 10,000)





I/O Configurations



Runtime Environment



- Dash is a prototype system at San Diego Supercomputer Center
 - Each node has
 - Two quad Intel processors
 - GPFS, local SSD and local hard drive
- Vislt
 - End user visualization and analysis tool for large data sets
- Benchmarks were performed during production use
 - Each benchmark run was performed using 64 cores (8 nodes)

Measurements

Time to calculate streamlines

- Total time = integration time + Data load
- Integration time
- I/O time
 - Data retrieval and storage time
- For our 30 tests...
 - Three different data sets
 - Five I/O configurations
 - Two seeding sizes (2,500 and 10,000)













Results



Cache SSD won all tests







		I/O Conf.	T _{Total}	$T_{\text{Total}*}$	$T_{\rm IO}$	N _{GF}	$T_{\rm GF}$	$N_{\rm LF}$	$T_{\rm LF}$	NLS	$T_{\rm LS}$	$\%_{Accel}$
Astro	small	GPFS Cache HD Cache SSD Local HD Local SSD	25.17s 21.81s 20.47s 117.37s 82.85s	25.17s 21.81s 20.47s 1.80s 1.97s	24.89s (98%) 21.60s (99%) 20.20s (98%) 1.37s (76%) 1.53s (77%)	5275 4456 4456 - -	24.89s 18.31s 19.14s	819 819 5275 5275	0.20s 0.18s 1.37s 1.53s	3275 3275 	3.10s 0.88s _	0% 16% 16% 100% 100%
	large	GPFS Cache HD Cache SSD Local HD Local SSD	40.80s 18.26s 16.48s 119.83s 85.16s	49.80s 18.26s 16.48s 4.26s 4.28s	39.21s (96%) 16.71s (91%) 14.75s (89%) 2.54s (59%) 2.57s (59%)	9994 7059 7059 – –	39.21s 10.40s 12.03s 	2935 2935 9994 9994	0.77s 0.78s 2.54s 2.57s	- 5890 5890 - -	- 5.55s 1.95s - -	0% 29% 29% 100% 100%
Fusion	small	GPFS Cache HD Cache SSD Local HD Local SSD	80.90s 46.79s 36.07s 128.07s 101.13s	80.90s 46.79s 36.07s 17.31s 19.68s	77.20s (95%) 42.48s (90%) 31.68s (87%) 13.61s (78%) 15.53s (78%)	51251 8642 8642 -	77.20s 15.55s 15.05s –	42609 42609 51251 51251	- 12.55s 12.85s 13.61s 15.53s			0% 83% 83% 100% 100%
	large	GPFS Cache HD Cache SSD Local HD Local SSD	107.04s 56.79s 53.07s 144.65s 117.75s	107.04s 56.79s 53.07s 33.89s 36.30s	93.16s (87%) 42.39s (74%) 38.78s (73%) 20.60s (60%) 22.62s (62%)	79467 9907 9907 –	93.16s 12.59s 14.57s –	- 69560 69560 79467 79467	- 20.16s 20.14s 20.60s 22.62s	- 9714 9714 - -	- 9.64s 4.07s - -	0% 87% 87% 100% 100%
Thermal Hydraulics	small	GPFS Cache HD Cache SSD Local HD Local SSD	98.88s 61.81s 55.92s 116.48s 88.85s	98.88s 61.81s 55.92s 6.04s 7.38s	98.22s (99%) 60.85s (98%) 54.95s (98%) 5.13s (84%) 6.29s (85%)	19085 10278 10278 	98.22s 42.88s 49.20s	- 8807 8807 19085 19085	- 2.39s 2.16s 5.13s 6.29s	- 9888 9888 - -	- 15.58s 3.59s - -	0% 46% 46% 100% 100%
	large	GPFS Cache HD Cache SSD Local HD Local SSD	220.68s 115.39s 72.56s 126.84s 100.44s	220.68s 115.39s 72.56s 16.40s 18.97s	217.23s (98%) 111.47s (96%) 68.80s (94%) 12.93s (78%) 15.14s (79%)	48188 14099 14099 - -	217.23s 57.38s 54.56s	- 34089 34089 48188 48188	- 12.54s 9.13s 12.93s 15.14s	13717 13717 	41.54s 5.10s –	0% 71% 71% 100% 100%

c

- Baseline (GPFS)
 - Total Time = (Integration Time) + (Number of Blocks) * (Time to Fetch Data)
 - $T_{total} = T_{Int} + N_{GF} * A_{GF}$
- Extended Memory Hierarchy
 - $T_{total} = T_{int} + N_{\underline{A}} * T_{GF} + N_{\underline{A}} * T_{LS} + N_{A} * T_{LF}$



- Baseline (GPFS)
 - Total Time = (Integration Time) + (Number of Blocks) * (Time to Fetch Data)
 - $T_{total} = T_{Int} + N_{GF} * A_{GF}$
- Extended Memory Hierarchy
 - $T_{total} = T_{int} + N_{\underline{A}} * T_{GF} + N_{\underline{A}} * T_{LS} + N_{A} * T_{LF}$

(Number of Data Blocks) * (Time to Fetch Data from Global File S



- Baseline (GPFS)
 - Total Time = (Integration Time) + (Number of Blocks) * (Time to Fetch Data)
 - $T_{total} = T_{Int} + N_{GF} * A_{GF}$

Extended Memory Hierarchy

• $T_{total} = T_{int} + N_{\underline{A}} * T_{GF} + N_{\underline{A}} * T_{LS} + N_{A} * T_{LF}$

(Number of Data Blocks) * (Time to Store Data to Local Dri



- Baseline (GPFS)
 - Total Time = (Integration Time) + (Number of Blocks) * (Time to Fetch Data)
 - $T_{total} = T_{Int} + N_{GF} * A_{GF}$
- Extended Memory Hierarchy
 - $T_{total} = T_{int} + N_{\underline{A}} * T_{GF} + N_{\underline{A}} * T_{LS} + N_{A} * T_{LF}$

(Number of Reused Data Blocks) * (Time to Load Data from Loca



Summary

- The I/O architecture of supercomputers is evolving.
- We designed and implemented a streamline algorithm that made use of an extended memory hierarchy.
- We found that the performance of a common visualization algorithm (streamline) can be improved by up to a factor of three.





Eurographics Symposium on Parallel Graphics and Visualization '12

Eurographics Symposium On Parallel Graphics and Visualization '12

EGPGV 2012 in Cagliari, Italy Co-located with EuroGraphics 2012







▲ Dates:

- February, 12, 2011: tentative data for paper submission
- ▲ Symposium: May 13-14
- ▲ Important:
- Best papers (up to 3) invited for TVCG submissions

<u>Conference Chair:</u> Fabio Marton, Papers Co-Chairs: Torsten Kuhlen

Visual Computing Group, CRS4, Italy

RWTH, Aachen University

Hank Childs - Lawrence Berkeley National Lab

Thank you for your attention!!!



Evaluating the Benefits of An Extended Memory Hierarchy for Parallel Streamline Algorithms

David Camp (LBL, UC Davis), Hank Childs (LBL, UC Davis), Amit Chourasia (SDSC), Christoph Garth (UC Davis),

& Kenneth I. Joy (UC Davis)